Nov. 27, 2023, 2:12 p.m. |
Added
35
|
{"external_links": []}
|
|
Nov. 20, 2023, 2:03 p.m. |
Added
35
|
{"external_links": []}
|
|
Nov. 13, 2023, 1:33 p.m. |
Added
35
|
{"external_links": []}
|
|
Nov. 6, 2023, 1:31 p.m. |
Added
35
|
{"external_links": []}
|
|
Aug. 14, 2023, 1:31 p.m. |
Added
35
|
{"external_links": []}
|
|
Aug. 7, 2023, 1:31 p.m. |
Added
35
|
{"external_links": []}
|
|
July 31, 2023, 1:34 p.m. |
Added
35
|
{"external_links": []}
|
|
July 24, 2023, 1:35 p.m. |
Added
35
|
{"external_links": []}
|
|
July 17, 2023, 1:34 p.m. |
Added
35
|
{"external_links": []}
|
|
July 10, 2023, 1:26 p.m. |
Added
35
|
{"external_links": []}
|
|
July 3, 2023, 1:26 p.m. |
Added
35
|
{"external_links": []}
|
|
June 26, 2023, 1:25 p.m. |
Added
35
|
{"external_links": []}
|
|
June 19, 2023, 1:27 p.m. |
Added
35
|
{"external_links": []}
|
|
June 12, 2023, 1:29 p.m. |
Added
35
|
{"external_links": []}
|
|
June 5, 2023, 1:33 p.m. |
Added
35
|
{"external_links": []}
|
|
May 29, 2023, 1:27 p.m. |
Added
35
|
{"external_links": []}
|
|
May 22, 2023, 1:29 p.m. |
Added
35
|
{"external_links": []}
|
|
May 15, 2023, 1:31 p.m. |
Added
35
|
{"external_links": []}
|
|
May 8, 2023, 1:37 p.m. |
Added
35
|
{"external_links": []}
|
|
May 1, 2023, 1:27 p.m. |
Added
35
|
{"external_links": []}
|
|
April 24, 2023, 1:34 p.m. |
Added
35
|
{"external_links": []}
|
|
April 17, 2023, 1:28 p.m. |
Added
35
|
{"external_links": []}
|
|
April 10, 2023, 1:25 p.m. |
Added
35
|
{"external_links": []}
|
|
April 3, 2023, 1:26 p.m. |
Added
35
|
{"external_links": []}
|
|
Jan. 28, 2023, 11:08 a.m. |
Created
43
|
[{"model": "core.projectfund", "pk": 27597, "fields": {"project": 4796, "organisation": 2, "amount": 0, "start_date": "2016-09-28", "end_date": "2021-08-30", "raw_data": 43498}}]
|
|
Jan. 28, 2023, 10:52 a.m. |
Updated
35
|
{"status": ["Active", "Closed"]}
|
|
Jan. 28, 2023, 10:52 a.m. |
Added
35
|
{"external_links": []}
|
|
April 11, 2022, 3:47 a.m. |
Created
43
|
[{"model": "core.projectfund", "pk": 19711, "fields": {"project": 4796, "organisation": 2, "amount": 0, "start_date": "2016-09-28", "end_date": "2021-08-30", "raw_data": 22132}}]
|
|
April 11, 2022, 3:47 a.m. |
Created
41
|
[{"model": "core.projectorganisation", "pk": 74996, "fields": {"project": 4796, "organisation": 1376, "role": "LEAD_ORG"}}]
|
|
April 11, 2022, 3:47 a.m. |
Created
40
|
[{"model": "core.projectperson", "pk": 45989, "fields": {"project": 4796, "person": 6793, "role": "STUDENT_PER"}}]
|
|
April 11, 2022, 3:47 a.m. |
Created
40
|
[{"model": "core.projectperson", "pk": 45988, "fields": {"project": 4796, "person": 5951, "role": "SUPER_PER"}}]
|
|
April 11, 2022, 1:48 a.m. |
Updated
35
|
{"title": ["", "Advanced cell-culturing platforms"], "description": ["", "\nFGPA based platform for biosensing on Point of Care diagnostics, Nowadays multiple diseases can be detected and analyzed in order to be cured or to be prevented\nfrom spreading. Such a Point of Care diagnostic device that uses a PCB based biosensor is designed\nby the group of Dr Prodromakis in Nanoelectronics department. The purpose of this study is to\ninvestigate a novel approach of a multichannel amperometric platform based on an FPGA. The\nmain aspects to focus, is to eliminate the space required for the circuit as long as the price, in order\nto be used on an affordable small sized PoC device.\nSensitive low amplitude signals produced from the biosensor can be captured and amplified\nwithout the use of expensive off the shell ADC components. By using the digital LVDS ports of a\nlow cost FPGA, analog signals can be digitized and used for further processing and analysis. Most\nof FPGAs offer a huge amount of LVDs pins that can be connected in parallel and increase\nsignificantly the number of channels that the device supports. This method combined with a time\nto digital converter (TDC) using a tapped delay line architecture, can boost the resolution of the\ndigital signal up to 14-16bits\nFiltering and signal processing could be applied using DSP modules internally to the FPGA and\nreduce the total size of the PCB. Additionally, modern FPGAs can support multiple\ncommunication protocols for the device to be connected to PDAs or PCs.\nFurthermore, a switched capacitor (SC) front end circuit can be used in combination with the\nFPGA and achieve an even better total functionality. The basic component for a SC, the switches,\ncan be driven from the FPGA and achieve a fully configurable circuit on the go. Depending on the\ncaptured analog signal the FPGA can automatically adjust the SC to increase or decrease\namplification and sampling frequency. Lastly, a big advantage of using an FPGA based platform\nfor PoC devices is low power consumption that can lead to a longer battery life and extended\noperating time on portable devices.\nFor all the above reasons I believe that this research can bring new aspects in this field and derive\na new low cost and compact device for the PoCs.\n\n"], "extra_text": ["", "\n\n\n\n"], "status": ["", "Active"]}
|
|
April 11, 2022, 1:48 a.m. |
Added
35
|
{"external_links": [17826]}
|
|
April 11, 2022, 1:48 a.m. |
Created
35
|
[{"model": "core.project", "pk": 4796, "fields": {"owner": null, "is_locked": false, "coped_id": "f216a046-1bb3-46e6-a636-2435b171f7de", "title": "", "description": "", "extra_text": "", "status": "", "start": null, "end": null, "raw_data": 22117, "created": "2022-04-11T01:39:21.230Z", "modified": "2022-04-11T01:39:21.230Z", "external_links": []}}]
|
|